

#### Data Sheet

### September 8, 2005

# FN7441.2

# Triple Analog Video Delay Line

The EL9115 is a triple analog delay line that allows skew compensation between any three signals. This part is perfect for compensating for the skew introduced by a typical CAT-5 cable with differing electrical lengths on each pair.

The EL9115 can be programmed in steps of 2ns up to 62ns total delay on each channel.

# **Ordering Information**

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL9115IL	20-Pin QFN (5mm x 5mm)	-	MDP0046
EL9115IL-T7	20-Pin QFN (5mm x 5mm)	7"	MDP0046
EL9115IL-T13	20-Pin QFN (5mm x 5mm)	13"	MDP0046
EL9115ILZ (See Note)	20-Pin QFN (5mm x 5mm) (Pb-Free)	-	MDP0046
EL9115ILZ-T7 (See Note)	20-Pin QFN (5mm x 5mm) (Pb-Free)	7"	MDP0046
EL9115ILZ-T13 (See Note)	20-Pin QFN (5mm x 5mm) (Pb-Free)	13"	MDP0046

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


### Features


- · 62ns total delay
- 2ns delay step increments
- Operates from ±5V supply
- Up to 122MHz bandwidth
- Low power consumption
- 20-pin QFN (5mm x 5mm) package
- Pb-Free plus anneal available (RoHS compliant)

### Applications

- Skew control for RGB
- Analog beamforming

### Pinout





#### EXPOSED DIEPLATE SHOULD BE CONNECTED TO -5V

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Supply Voltage (V <sub>S</sub> + to V <sub>S</sub> -)	12V
Maximum Output Current.	±60mA
Storage Temperature Range65°C to	+150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

<b>Do Electrical Opechications</b> $v_{SA} = v_{A} = v_{SA} = v_{A} = v_{SA} = v_{A} = v_{SA} = v$	DC Electrical Specifications	$V_{SA}$ + = $V_A$ + = +5V, $V_{SA}$ - = $V_A$ - = -5V, $T_A$ = 25°C, exposed die plate = -5V, unless otherwise specified.
---	------------------------------	--

PARAMETER	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
V+	Positive Supply Range		+4.5		+5.5	V
V-	Negative Supply Range		-4.5		-5.5	V
G_0	Gain Zero Delay	X2 = 5V, 150Ω load	1.81	1.89	2.04	
G_m	Gain Mid Delay		1.66	1.84	2.04	
G_f	Gain Full Delay		1.52	1.79	2.04	
DG_m0	Difference in Gain, 0 - Mid		-7.5	-2.5	2.5	%
DG_f0	Difference in Gain, 0 - Full		-13.5	-6.0	2.5	%
DG_fm	Difference in Gain, Mid - Full		-10.0	-2.6	4.0	%
V <sub>IN</sub>	Input Voltage Range	Gain falls to 90% of nominal	-0.7		1.3	V
V <sub>OUT</sub>	Output Voltage Range	$X2 = +5V$ into $150\Omega$ load	-5		1.6	V
IB	Input Bias Current			1	5	μA
R <sub>IN</sub>	Input Resistance			10		MΩ
V <sub>OS_0</sub>	Output Offset 0 Delay	X2 = +5V, 75 + 75Ω load	-200	-150	60	mV
V <sub>OS_M</sub>	Output Offset full Delay		-200	-140	60	mV
V <sub>OS_F</sub>	Output Offset mid Delay		-200	-130	60	mV
Z <sub>OUT</sub>	Output Impedance	Chip enable = +5V	4.5	4.8	5.1	Ω
		Chip enable = 0V		1		MΩ
+PSRR	Rejection of Positive Supply	X2 = +5V into 75 + 75Ω load		-38		dB
-PSRR	Rejection of Negative Supply	X2 = +5V into 75 + 75Ω load		-53		dB
I <sub>SP</sub>	Supply Current (Note 1)	Chip enable = $+5V$ current on $V_{SP}$	75	87	115	mA
I <sub>SM</sub>	Supply Current (Note 1)	Chip enable = +5V current in $V_{SM}$	-10.5	-8.6	-7	mA
I <sub>SMO</sub>	Supply Current (Note 1)	Chip enable = +5V current in $V_{SMO}$	-13	-11.6	-10	mA
I <sub>SPO</sub>	Supply Current (Note 1)	Chip enable = +5V current in $V_{SPO}$	10	11.8	15.5	
$\Delta^{I}SP$	Supply Current (Note 1)	Increase in I <sub>SP</sub> per unit step in delay		0.9		mA
ISP OFF	Supply Current (Note 1)	Chip enable = 0V current in V <sub>SP</sub>		1.6		mA
I <sub>OUT</sub>	Output Drive Current	$10\Omega$ load, 0.5V drive, X2 = 5V	30			mA
L <sub>HI</sub>	Logic High	Switch high threshold		1.25	1.6	V
L <sub>LO</sub>	Logic Low	Switch low threshold	0.8	1.15		V

NOTE:

1. All supply currents measured withe Delay R = 0ns, G = mid delay, B = full delay.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
BW -3dB	3 dB Bandwidth	0ns Delay Time		122		MHz
BW 0.1dB	0.1dB Bandwidth	0ns Delay Time		60		MHz
SR	Slew Rate	0ns Delay Time		400		V/µs
T <sub>R</sub> - T <sub>F</sub>	Transient Response Time	20% - 80%, for all delays, 1V step		2.5		ns
V <sub>OVER</sub>	Voltage Overshoot	for any delay, response to 1V step input		5	10	%
Glitch	Switching Glitch	Time for o/p to settle after last s_clock edge		100		ns
THD	Total Harmonic Distortion	$1V_{P-P}$ 10MHz sinewave, offset by +0.2V at mid delay setting		-50	-40	dB
Х <sub>Т</sub>	Hostile Crosstalk	Stimulate G, measure R/B at 1MHz		-80		dB
V <sub>N</sub>	Output Noise	Gain X2, measured at $75\Omega$ load		2.5		mV rms
d <sub>T</sub>	Delay Increment		1.75	2	2.25	ns
T <sub>MAX</sub>	Maximum Delay		55	62	70	ns
D <sub>ELDT</sub>	Delay Diff Between Channels			1.6		%
t <sub>PD</sub>	Propagation Delay	Measured input to output	8.5	9.8	11	ns
T <sub>MAX</sub>	Max s_clock Frequency	Maximum programming clock speed			10	MHz
T_en_ck	Minimum Separation Between Serial Enable and Clock .	Check enable low edge can occur after T_en_ck of previous (igored) clock and up to before T_en_ck of next (wanted) clock. Clock edges occurring within T_en_ck of the enable edge will have ncertain effect.		10		ns

# **AC Electrical Specifications** $V_{SA^+} = V_{A^+} = +5V$ , $V_{SA^-} = V_{A^-} = -5V$ , $T_A = 25^{\circ}C$ , exposed die plate = -5V, unless otherwise specified.

## **Pin Descriptions**

PIN NUMBER	PIN NAME	PIN DESCRIPTION
1	VSP	+5V for delay circuitry and input amp
2	RIN	Red channel input, ref GND
3	GND	0V for delay circuitry supply
4	GIN	Green channel input, ref GND
5	VSM	-5V for input amp
6	BIN	Blue channel input, ref GND
7	CENABLE	Chip enable logical +5V enables chip
8	NSENABLE	ENABLE for serial input; enable on low
9	SDATA	Data into registers; logic threshold 1.2V
10	SCLOCK	Clock to enter data; logical; data written on negative edge
11	BOUT	Blue channel output, ref GND <sub>O</sub>
12	VSMO	-5V for output buffers
13	GOUT	Green channel output, ref GND <sub>O</sub>
14	GNDO	0V reference for input and output buffers
15	ROUT	Red channel output, ref GND <sub>O</sub>
16	VSPO	+5V for output buffers
17	TESTB	Blue channel phase detector output
18	TESTG	Green channel phase detector output
19	TESTR	Red channel phase detector output
20	X2	Sets gain to 2X if input high; X1 otherwise
Therm	al Pad	Must be connected to -5V

### **Typical Performance Curves**




FIGURE 1. GAIN vs FREQUENCY




FIGURE 3. TYPICAL DC OFFSET vs DELAY TIME (X2 = Hi)




FIGURE 5. RISE TIME vs DELAY TIME





FIGURE 2. GAIN vs FREQUENCY








FIGURE 6. FALL TIME vs DELAY TIME

### **Typical Performance Curves**





FIGURE 7. DISTORTION vs FREQUENCY








FIGURE 11. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE






FIGURE 8. POSITVE SUPPLY CURRENT vs DELAY TIME












FIGURE 13. EL9115 BLOCK DIAGRAM

### Applications Information:

EL9115 is a triple analog delay line receiver that allows skew compensation between any three high frequency signals. This part compensates for time skew introduced by a typical CAT-5 cable with differing electrical lengths on each pair. The EL9115 can be independently programmed via SPI interface in steps of 2ns up to 62ns total delay on each channel while achieving over 80MHz bandwidth.

Figure 13 shows the EL9115 block diagram. The 3 analog inputs are ground reference single ended signals. After the signal is received, the delay is introduced by switching filter blocks into the signal path. Each filter block is an all-pass filter introducing 2ns delay. In additional to time delay, each filter block also introduces some low pass filtering. As a result, the bandwidth of the signal path decrease from 120MHz at 0ns delay setting to 80MHz at the maximum delay setting as shown in the frequency response curve in the typical performance curves section.

In addition to delay, the extra amplifiers in the signal path also introduce offset voltage. The output offset voltage can shift by 100mV for X2 high setting and 50mV for X2 low.

In operation, it is best to allocate the most delayed signal Ons delay then increase the delay on the other channels to bring them into line. This will result in the lowest power and distortion solution to balancing delays.

### **Power Dissipation**

As the delay setting increases additional filter blocks turn on and insert into the signal path. For each 2ns of delay per channel Vsp current increases by 0.9mA while Vsm does not change significantly. Under the extreme settings, the positive supply current reaches 140mA and the negative supply current can be 35mA. Operating at +/-5V power supply, the total power dissipation is:

PD = 5\*140mA + 5\*35mA = 875mW

 $\theta_{JA}$  required for long term reliable operation can be calculated. This is done using the equation:

 $\theta_{JA} = (Tj - Ta)/PD = 57C/W$ 

Where

Tj is the maximum junction temperature (135°C)

Ta is the maximum ambient temperature (85°C)

For a QFN 20 package in a properly layout PCB heatsinking copper area, 40C/W  $\theta_{JA}$  thermal resistance can be achieved. To disperse the heat, the bottom heatspeader must be soldered to the PCB. Heat flows through the heatspeader to the circuit board copper then spreads and convects to air. Thus the PCB copper plane becomes the headsink (see TB389). This has proven to be a very effective technique. A separate application note details the 20 pin QFN PCB design considerations is available.

TABLE 1. SERIAL BUS DATA

vwxyz	DELAY
00000	0
00001	2
00010	4
00011	6
00100	8
00101	10
00110	12
00111	14
01000	16
01001	18
01010	20
01011	22
01100	24
01101	26
01110	28
01111	30
10000	32
10001	34
10010	36
10011	38
10100	40
10101	42
10110	44
10111	46
11000	48

#### TABLE 1. SERIAL BUS DATA (Continued)


vwxyz	DELAY
11001	50
11010	52
11011	54
11100	56
11101	58
11110	60
11111	62

NOTES:

Delay register word = 0abvwxyz Red register - ab = 01 Green register - ab = 10 Blue register - ab = 11 vwxyz selects delay

## Serial Bus Operation

On the first negative clock edge after NSEnable goes low read input from DATA. This DATA level should be 0 (write into registers), READ is not supported. Read the next two data bits on subsequent negative edges and interpret them as the register to be filled. Reg 01 = R, 02 = G, 03 = B, 00 test use. Read the next five bits of data and send them to register. At the end of each block of 8 bits, any further data is treated as being a new word. Data entered is shifted directly to the final registers as it is clocked in. Initial value of all registers on power up is 0. It is the user's responsibility to send complete patterns of 8 clock cycles even if the first bit is set to 1. If less than 8 bits are sent, data will only be partially shifted through the registers. The pattern of 8 starts with NSEnable going low, so it is good practice to frame each word within an NS enable burst.



### Test Pins

Three test pins are provided (Test R, Test G, Test B) during normal operation the test pins output pulses of current for a duration of the overlap between the inputs as shown in Figure 14:

Test_R pulse = Red ou	t (A) wrt Green out (B)
Test_G pulse = Green	out wrt Blue out
Test_B pulse = Blue ou	t wrt Red out

Averaging the current gives a direct measure of the delay between the two edges. When A precedes B the current pulse is  $+50\mu$ A, and the output voltage goes up. When B precedes A the pulse is  $-50\mu$ A.


For the logic to work correctly A and B must have a period of overlap whilst they are high. I.e. a delay longer than the pulse width cannot be measured.


The signals A and B are derived from the video input by comparing the video signal with a slicing level which is set by an internal DAC. This enables the delay to be measured either from the rising edges of sync-like signals encoded on top of the video or from a dedicated set-up signal. The outputs can be used to set the correct delays for the signals received.

The DAC level is set through the serial input by bits 1-4 directed to the test register (00).

#### Test Mode

Bit zero of the test register is set to 0 for normal operation. If it is set to 1 then the device is in test mode. In Test Mode the DAC voltage is directed to the Green channel output whilst for the Red and Blue channels, the test outputs are now pulses of current which are generated by looking at the delay between the input and output of the channel. They thus enable the delay to be measured.





#### FIGURE 14. DELAY DETECTOR

#### TABLE 2.

wxyz	DAC/mV
1000	-400
1001	-350
1010	-300
1011	-250
1100	-200
1101	-150
1110	-100
1111	-50
0000	0
0001	50
0010	100
0011	150
0100	200
0101	250
0110	300
0111	350


#### NOTES:

Test Register word = 000wxyzt

If t = 1 test mode else normal

wxyz fed to DAC. z is LSB

### **QFN Package Outline Drawing**



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <htp://www.intersil.com/design/packages/index.asp>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com